



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandra, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
10/032,074 12/31/2001		Dong Suk Shin	P 282792 HD-1049	5615	
909 7	590 01/15/2004		EXAMINER		
PILLSBURY WINTHROP, LLP P.O. BOX 10500			SONG, MATTHEW J		
MCLEAN, VA	• •		ART UNIT	PAPER NUMBER	
			1765		
			DATE MAILED: 01/15/2004	1	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application	n No.	Applicant(s)			
Office Action Summary		10/032,07	4	SHIN, DONG SUK			
		Examiner		Art Unit			
		Matthew J		1765			
Period fo	The MAILING DATE of this communication or Reply	appears on the	cover sheet with th	e correspondence addre	SS		
THE I - Exter after - If the - If NO - Failu	ORTENED STATUTORY PERIOD FOR REMAILING DATE OF THIS COMMUNICATION INSIGNS of time may be available under the provisions of 37 CFI SIX (6) MONTHS from the mailing date of this communication is period for reply specified above is less than thirty (30) days, a period for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by streply received by the Office later than three months after the med patent term adjustment. See 37 CFR 1.704(b).	ON. R 1.136(a). In no even r. a reply within the statueriod will apply and within the apply	ont, however, may a reply be utory minimum of thirty (30) Il expire SIX (6) MONTHS for ination to become ABANDO	e timely filed days will be considered timely. rom the mailing date of this comm NED (35 U.S.C. § 133).	unication.		
1)⊠	Responsive to communication(s) filed on 2	21 October 200	<u>3</u> .				
,	77,10 00010111011101111	This action is no					
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposit	ion of Claims						
5)□ 6)⊠ 7)□	Claim(s) 1-5 and 7-22 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. Claim(s) is/are allowed. Claim(s) 1-5 and 7-22 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or election requirement.						
,	ion Papers		·				
10)	The specification is objected to by the Example The drawing(s) filed on is/are: a) Applicant may not request that any objection to Replacement drawing sheet(s) including the country the oath or declaration is objected to by the	accepted or b) the drawing(s) borrection is require	oe held in abeyance. ed if the drawing(s) is	See 37 CFR 1.85(a). s objected to. See 37 CFR	1.121(d). -152.		
	under 35 U.S.C. §§ 119 and 120						
a) * 13)□ * ;	Acknowledgment is made of a claim for for policy and both some * c) None of: 1. Certified copies of the priority docure action from the International Bustones of the attached detailed Office action for a Acknowledgment is made of a claim for dorsince a specific reference was included in the specific reference was included in the specific reference was included in the foreign language acknowledgment is made of a claim for dorreference was included in the first sentence reference was included in the first sentence	ments have been ments have been priority documureau (PCT Rula list of the certinestic priority une first sentence provisional aumestic priority unestic priority unestically and	en received. en received in Appli ents have been rec le 17.2(a)). ified copies not rec inder 35 U.S.C. § 1 e of the specificatio pplication has been inder 35 U.S.C. §§	cation No eived in this National Steived. 19(e) (to a provisional an or in an Application Deceived. 120 and/or 121 since a	pplication) ata Sheet. specific		
2) 🔲 Not	nt(s) ice of References Cited (PTO-892) ice of Draftsperson's Patent Drawing Review (PTO-94 ormation Disclosure Statement(s) (PTO-1449) Paper N	8) lo(s)		mary (PTO-413) Paper No(s). nal Patent Application (PTO-1			

Art Unit: 1765

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1 and 9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dieumegard et al (US 5,090,932) in view of Gonzalez et al (US 6,194,746) and Lee (KR 2000-0044929), where US 6,455,366 is used as an accurate translation.

Dieumegard et al teaches a monocrystalline substrate of silicon 1 with an insulating layer of silica 2, thereon (col 3, ln 30-67 and Figs 2a-2d). Diemegard et al also teaches windows are opened in the silica layer, this reads on applicant's opening a contact hole in the insulating layer, and selective epitaxy of silicon forms pyramidal peaks 4, this reads on applicant's conical structure, on the bared zone of the substrate. Dieumegard et al also teaches the selective epitaxy of silicon can be done either at reduced pressure and at reduced pressure the optimum gas mixture may be formed by dichlorosilane, hydrogen and hydrochloric acid at a temperature ranging from 850-950°C (col 4, ln 1-67).

Dieumegard et al does not teach a polycrystalline or amorphous silicon portion fills the remainder of the contact hole.

In a method of forming a semiconductor device, note entire reference, Gonzalez et al teaches a nitride layer 108 and an oxide layer 104 deposited on a silicon wafer 95. Gonzalez et al

Art Unit: 1765

also teaches holes 110 are formed and extend through the nitride layer and the oxide layer (Fig 22). Gonzalez et al also teaches epitaxial depositing P-doped silicon in the exposed regions and growing of epitaxial silicon is both time consuming and an expensive process. As such, it is preferable to minimize the thickness of the epitaxial silicon layer and a polysilicon layer 111 is deposited over the silicon wafer so as to fill the remaining portion of each hole 110. Gonzalez et al also teaches forming the epitaxial silicon layer using LPCVD at a temperature of 950-1200°C in an atmosphere of silicon, SiH₂Cl₂ or silane (col 12, ln 50 to col 13, ln 30). It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify Dieumegard et al with Gonzalez et al's filling a hole with a minimal amount of epitaxial silicon and filling the rest of the hole with polysilicon to minimize the amount of epitaxial silicon which needs to be grown, thereby reducing cost and production time (col 13, ln 4-10).

The combination of Dieumegard et al and Gonzalez et al does not teach applying a dry cleaning process, applying a wet cleaning process and baking the exposed portion of the silicon substrate in H_2 before selectively growing a silicon epitaxial layer in the contact hole.

In a method of forming a semiconductor device, note entire reference, Lee teaches a doped epitaxial silicon layer is selectively formed only at a portion in which a semiconductor substrate is exposed through low-pressure chemical vapor deposition. Lee also teaches before the epitaxial layer is formed a cleaning process is performed to remove an oxide film and cleaning the semiconductor substrate using RCA cleaning, UV ozone cleaning, HF dipping or a combination of these. The UV ozone cleaning reads on applicant's dry cleaning and the RCA cleaning and HF dipping reads on applicant's wet cleaning. Lee also teaches before the doped epitaxial silicon layer is formed, the substrate is hydrogen baked at a temperature of 800-900°C

Art Unit: 1765

ippiloution Control (turne v. 1 4 4 4

for 1-5 minutes in situ (col 3, ln 10-50). It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify the combination of Dieumegard et al and Gonzalez et al with Lee's cleaning process of dry cleaning, wet cleaning and a hydrogen bake to remove an oxide film, which is well known in the art to be detrimental, on a substrate surface prior to selectively forming an epitaxial silicon layer.

Referring to claim 9, the combination of Dieumegard et al, Gonzalez et al and Lee teach a hydrogen bake at 800-900°C for 1-5 minutes (60-300 seconds). Overlapping ranges are held to be obvious (MPEP 2144.05).

3. Claims 2-5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dieumegard et al (US 5,090,932) in view of Gonzalez et al (US 6,194,746) and Lee (KR 2000-0044929), where US 6,455,366 is used as an accurate translation, as applied to claims 1 above, and further in view of Ang et al (US 6,319,783).

The combination of Dieumegard et al, Gonzalez et al and Lee teach all of the limitations of claim 2, as discussed previously including a reaction gas of silane or dichlorosilane, except the reaction gas is a gas mixture comprising MS and H₂ or a gas mixture comprising DSC and H₂ and a dopant gas is PH₃.

In a method of selective epitaxial growth, note entire reference, Ang et al teaches an epitaxial silicon layer is selectively grown on exposed regions of a semiconductor substrate via LPCVD at a temperature of 600-1000°C using silane or dischlorosilane as a source or using disilane and HCl as a source, with hydrogen as a carrier gas. Ang et al also teaches in situ doped regions are formed via the addition of phosphine (col 3, ln 25-67). It would have been obvious to

Art Unit: 1765

a person of ordinary skill in the art at the time of the invention to modify the combination of Dieumegard et al, Gonzalez et al and Lee with Ang et al's gas mixture to form a selective epitaxial silicon layer at a reduced temperature as low as 600°C, thereby reducing operating costs.

Referring to claim 3, the combination of Dieumegard et al, Gonzalez et al, Lee and Ang et al is silent to the flow rate of gases. Flow rates of gases is well known in the art to be a result effective variable, as evidenced by Cain (US 5,624,582) below. It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify the combination of Dieumegard et al, Gonzalez et al, Lee and Ang et al by optimizing the flow rate of gases by conducting routine experimentation of result effective variables.

Referring to claim 4, the combination of Dieumegard et al, Gonzalez et al, Lee and Ang et al teach in situ doping of an epitaxial silicon layer using phosphine (PH₃) ('783 col 3, ln 55-65). The combination of Dieumegard et al, Gonzalez et al, Lee and Ang et al is silent to the flow of PH₃ is controlled to obtain a phosphorous doping concentration between 1x10¹⁹ to 10²¹ atoms/cc. It is well known in the art to dope a silicon plug with a concentration of phosphine to a concentration of 1x10¹⁹ to 10²¹ atoms/cc, as evidenced by Sung et al (US 6,180,453) below. Therefore, it would have been obvious to a person of ordinary skill in the art at the time of the invention to modify the combination of Dieumegard et al, Gonzalez et al, Lee and Ang et al by optimizing the flow rate to obtain a well-known concentration of a phosphine dopant in a silicon layer by conducting routine experimentation.

Referring to claim 5, the combination of Dieumegard et al, Gonzalez et al, Lee and Ang et al teach a LPCVD of epitaxial silicon. The combination of Dieumegard et al, Gonzalez et al,

Art Unit: 1765

Lee and Ang et al is silent to the pressure in within a range of approximately 1-200 Torr. It is well known in the art that LPCVD is performed at a medium vacuum within the claimed range, as evidenced by Cain (US 5,624,582) and Kessler et al (US 4,756,272). Also, pressure is well known in the art to be a result effective variable in a LPCVD process, as evidenced by Cain (US 5,624,582). Therefore, it would have been obvious to a person of ordinary skill in the art at the time of the invention to modify the combination of Dieumegard et al, Gonzalez et al, Lee and Ang et al by optimizing the pressure by conducting routine experimentation.

Referring to claim 3-5, the selection of reaction parameters such as temperature and concentration is obvious (In re Aller 105 USPQ 233, 255 (CCPA 1955)).

4. Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Dieumegard et al (US 5,090,932) in view of Gonzalez et al (US 6,194,746) and Lee (KR 2000-0044929), where US 6,455,366 is used as an accurate translation, as applied to claims 6 above, and further in view of Kawai (US 6,284,664).

The combination of Dieumegard et al, Gonzalez et al and Lee teach all of the limitations of claim 7, as discussed previously, except the dry cleaning process comprises treating the substrate using NF_3/O_2 plasma for approximately 20-30 seconds.

In a method of forming a semiconductor device, note entire reference, Kawai teaches contact holes formed in an interlayer oxide film laid on both a silicon substrate and wiring pattern. Kawai also teaches a step for eliminating an organic layer deposited at the bottom of the contact hole, through the use of cleaning gas plasma containing NF₃ and O₂. Kawai also teaches forming a conductive plug in the contact hole after removal of the organic layer (col 2, ln 45-65

Art Unit: 1765

and col 6, ln 30-40). It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify the combination of Dieumegard et al, Gonzalez et al and Lee with Kawai cleaning gas plasma of NF₃ and O₂ to remove a organic film, thereby improving resistance of the semiconductor device (col 4, ln 1-60).

Referring to claim 7, the combination of Dieumegard et al, Gonzalez et al, Lee and Kawai is silent to treating the substrate for 20 to 30 seconds. The duration of a plasma treatment process is well known in the art to be a result effective variable. Therefore, it would have been obvious to a person of ordinary skill in the art at the time of the invention to modify the combination of Dieumegard et al, Gonzalez et al, Lee and Kawai by optimizing the treating time by conducting routine experimentation of a result effective variable. The selection of reaction parameters such as temperature and concentration is obvious (In re Aller 105 USPQ 233, 255 (CCPA 1955)).

5. Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Dieumegard et al (US 5,090,932) in view of Gonzalez et al (US 6,194,746) and Lee (KR 2000-0044929), where US 6,455,366 is used as an accurate translation, as applied to claims 6 above, and further in view of Clark et al (US 5,242,468).

The combination of Dieumegard et al, Gonzalez et al and Lee teach all of the limitations of claim 8, as discussed previously, except the wet cleaning process comprises treating using a mixed solution of BOE and H₂SO₄ for approximately 20-30 seconds.

In a method of treating semiconductor wafers with liquid cleaning agents, note entire reference, Clark et al teaches a wide variety of cleaning solutions in semiconductor manufacture

Art Unit: 1765

at various stages in the manufacturing process and examples are HF, H₂SO₄ and various combinations such as buffered oxide etch (col 4, ln 65 to col 5, ln 20). It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify the combination of Dieumegard et al, Gonzalez et al and Lee with Clark et al's solution of H₂SO₄ and BOE because substitution of known equivalents for the same purpose is held to be obvious. (MPEP 2144.06)

Referring to claim 8, the combination of Dieumegard et al, Gonzalez et al, Lee and Clark et al is silent to treating the substrate for 20 to 30 seconds. The duration of a wet chemical treatment process is well known in the art to be a result effective variable. Therefore, it would have been obvious to a person of ordinary skill in the art at the time of the invention to modify the combination of Dieumegard et al, Gonzalez et al, Lee and Clark et al by optimizing the treating time by conducting routine experimentation of a result effective variable. The selection of reaction parameters such as temperature and concentration is obvious (In re Aller 105 USPQ 233, 255 (CCPA 1955)).

6. Claims 10-18 and 21-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dieumegard et al (US 5,090,932) in view of Gonzalez et al (US 6,194,746) and Lee (KR 2000-0044929), where US 6,455,366 is used as an accurate translation, and Ang et al (US 6,319,783), as applied to claims 2-5 above, and further in view of Economikos et al (US 6,198,167).

The combination of Dieumegard et al, Gonzalez et al, Lee and Ang et al teach all of the limitations of claim 10, as discussed previously, except growing the polycrystalline or amorphous silicon portion at a temperature of approximately 550-650°C.

Art Unit: 1765

In a method of forming a semiconductor device, note entire reference, Economikos et al teaches an insulator layer having one or more vias whereby a portion of a epitaxial silicon surface is exposed and depositing an amorphous silicon material layer on the exposed surface (col 2, ln 30-67). Economikos et al also teaches amorphous silicon is deposited using conventional low pressure chemical vapor deposition at a temperature of 500-560°C and a polycrystalline is deposited at temperatures greater than 560°C, typically of about 565-650°C (col 3, ln 5 to col 4, ln 10). It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify the combination of Dieumegard et al, Gonzalez et al, Lee and Ang et al with Economikos et al deposition temperature of amorphous and polycrystalline silicon to produce an expected result.

Referring to claim 10, the combination of Dieumegard et al, Gonzalez et al, Lee, Ang et al and Economikos et al teach the deposition SEG of silicon at 600-1000°C ('783 col 3, ln 50-60) and the deposition of amorphous or polycrystalline silicon at a temperature of 500-650°C ('167 col 3, ln 15 to col 4, ln 10). Overlapping ranges are held to be obvious (MPEP 2144.05).

Referring to claim 11, the combination of Dieumegard et al, Gonzalez et al, Lee, Ang et al and Economikos et al teach silane or dicholorosilane with a hydrogen carrier gas and phosphine for N-doped regions ('783 col 3, ln 55-60).

Referring to claim 12, note the arguments regarding claim 3, above.

Referring to claim 13, note the arguments regarding claim 4, above.

Referring to claim 14, note the arguments regarding claim 5, above.

Referring to claim 15, the combination of Dieumegard et al, Gonzalez et al, Lee, Ang et al and Economikos et al does not teach the thickness of the single crystal silicon portion has a

Art Unit: 1765

height of approximately 500 angstroms. Gonzales et al teaches it is preferable to minimize the thickness of the epitaxial silicon layer. Therefore, it would have been obvious to a person of ordinary skill in the art at the time of the invention to modify the combination of Dieumegard et al, Gonzalez et al, Lee, Ang et al and Economikos et al by optimizing the thickness of the layer by conducting routine experimentation of a result effective variable. The selection of reaction parameters such as temperature and concentration is obvious (In re Aller 105 USPQ 233, 255 (CCPA 1955)).

Referring to claim 16, the combination of Dieumegard et al, Gonzalez et al, Lee, Ang et al and Economikos et al does not teach the step of growing the single crystal silicon portion is completed in approximately 30-60 seconds. Time is a well known process variable in the vapor deposition process. It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify the combination of Dieumegard et al, Gonzalez et al, Lee, Ang et al and Economikos et al by optimizing the time to obtain same by conducting routine experimentation of a result effective variable. The selection of reaction parameters such as temperature and concentration is obvious (In re Aller 105 USPQ 233, 255 (CCPA 1955)).

Referring to claim 17, note arguments regarding claim 10.

Referring to claim 18, the combination of Dieumegard et al, Gonzalez et al, Ang et al, Economikos et al and Lee is silent to removing the substrate. This is inherent to the combination of Dieumegard et al, Gonzalez et al, Ang et al, Economikos et al and Lee because the device is required to be removed from the apparatus so it can be used.

Referring to claim 21, note the arguments regarding claim 9.

Art Unit: 1765

Referring to claim 22, the combination of Dieumegard et al, Gonzalez et al, Ang et al, Economikos et al and Lee teaches a epitaxial layer with a pyramidal structure and growing a second layer on the epitaxial layer and on a sidewall of the contact hole ('746 Fig 22 and col 13, ln 20-30).

7. Claim 19 is rejected under 35 U.S.C. 103(a) as being unpatentable over Dieumegard et al (US 5,090,932) in view of Gonzalez et al (US 6,194,746) and Lee (KR 2000-0044929), where US 6,455,366 is used as an accurate translation, and Ang et al (US 6,319,783), as applied to claims 18 and 21-22 above, and further in view of Kawai (US 6,284,664).

The combination of Dieumegard et al, Gonzalez et al, Ang et al, Economikos et al and Lee teach all of the limitations of claim 19, as discussed previously, except the dry cleaning process comprises treating the substrate using NF₃/O₂ plasma for approximately 20-30 seconds.

In a method of forming a semiconductor device, note entire reference, Kawai teaches contact holes formed in an interlayer oxide film laid on both a silicon substrate and wiring pattern. Kawai also teaches a step for eliminating an organic layer deposited at the bottom of the contact hole, through the use of cleaning gas plasma containing NF₃ and O₂. Kawai also teaches forming a conductive plug in the contact hole after removal of the organic layer (col 2, ln 45-65 and col 6, ln 30-40). It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify combination of Dieumegard et al, Gonzalez et al, Ang et al, Economikos et al and Lee with Kawai cleaning gas plasma of NF₃ and O₂ to remove a organic film, thereby improving resistance of the semiconductor device (col 4, ln 1-60).

Art Unit: 1765

Referring to claim 19, the time limitation has been held to be obvious, note the arguments regarding claim 7.

8. Claim 20 is rejected under 35 U.S.C. 103(a) as being unpatentable over Dieumegard et al (US 5,090,932) in view of Gonzalez et al (US 6,194,746) and Lee (KR 2000-0044929), where US 6,455,366 is used as an accurate translation, and Ang et al (US 6,319,783), as applied to claims 18 and 21-22 above, and further in view of Clark et al (US 5,242,468).

The combination of Dieumegard et al, Gonzalez et al, Ang et al, Economikos et al and Lee teach all of the limitations of claim 20, as discussed previously, except the wet cleaning process comprises treating using a mixed solution of BOE and H₂SO₄ for approximately 20-30 seconds.

In a method of treating semiconductor wafers with liquid cleaning agents, note entire reference, Clark et al teaches a wide variety of cleaning solutions in semiconductor manufacture at various stages in the manufacturing process and examples are HF, H₂SO₄ and various combinations such as buffered oxide etch (col 4, ln 65 to col 5, ln 20). It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify combination of Dieumegard et al, Gonzalez et al, Ang et al, Economikos et al and Lee with Clark et al's solution of H₂SO₄ and BOE because substitution of known equivalents for the same purpose is held to be obvious. (MPEP 2144.06)

Referring to claim 20, the time limitation has been held to be obvious, note the arguments regarding claim 8.

Art Unit: 1765

Response to Arguments

9. Applicant's arguments with respect to claims 1-5 and 7-22 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

10. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Cain (US 5,624,582) teaches deposition parameters used in LPCVD are gas composition, temperature, pressure and flow rate (col 10, ln 1-11) and LPCVD achieves a medium vacuum of several hundred millitorr to about 10 torr (col 9, ln 30-40).

Kessler et al (US 4,756,272) teaches pressure in a LPCVD chamber are typically 0.25 to 2 Torr with temperatures ranging between 300-700°C and gas flows between 100-1000 std. cm³/min (col 1, ln 25-35).

Yoo et al (US 6,211,082) teaches source gas may employ a carrier gas for a smooth flow in a CVD process (col 3, ln 5-20).

Kang et al (US 6,197,683) teaches a source can be mixed with a carrier gas to provide a smooth gas flow into a deposition chamber in a CVD process (col 6, ln 9-35).

Sung et al (US 6,180,453) teaches a single crystalline silicon plug with a bulk concentration between 1E19-1E21 atoms/cm3 using a phosphine dopant (col 4, ln 44-67).

Jarstad et al (US 6,472,723) teaches cleaning a contact hole after etching using a combination of dry cleaning and wet chemical cleaning (col 3, ln 40-50).

Art Unit: 1765

Yu (US 5,940,726) teaches residual oxides within a contact opening are removed by wet

or dry cleaning techniques or a combination of the two (col 2, ln 50-60).

Kawai (JP 2000-100749) is a 102(b) equivalent to US 6,284,664.

11. Any inquiry concerning this communication or earlier communications from the examiner

should be directed to Matthew J Song whose telephone number is 571-272-1468. The examiner

can normally be reached on M-F 9:00-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Nadine Norton can be reached on 571-272-1465. The fax phone number for the

organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding

should be directed to the receptionist whose telephone number is 703-308-0661.

Matthew J Song

Examiner

Art Unit 1765

MJS

NADINE NO PATON
PRIMARY EXAMINER

Page 14

SUPERVISOR